In this paper, we describe adiabatic Vedic multiplier using efficient charge recovery logic (ECRL). Today Power dissipation minimization is the basic principle in making any electronic product portable. Even though there has been a decrease in circuit operating voltages, significant power is lost in switching elements (transistors). With adiabatic logic most of the energy is restored to the source instead of dissipating as heat. Proposed work focuses on the design of low power and area-efficient adiabatic Vedic multiplier using TSMC0.18µm CMOS process technology In Tanner Tool v13.
I. INTRODUCATION
Design of Adiabatic Vedic multiplier using EEAL (Energy Efficient Adiabatic Logic) is proposed in literature [1] .In this paper, we described low power area-efficient Adiabatic Vedic multiplier using ECRL (Efficient Charge Recovery Logic). The multiplier architecture is based on Urdhava-triyakbhyam sutra or vertical and crosswise multiplication algorithm of antique Indian Vedic mathematics. Adiabatic 8x8 Vedic multiplier is designed using Tanner Tool v.13.
Adiabatic is the term taken from thermodynamic means no heat exchange with the environment. Instead of dissipating as heat during discharge period energy is mostly restored as supply. With conventional CMOS technology half of energy is required for charging capacitor and remaining half of the energy dissipated as heat during discharge period. In this approach slow charging of capacitor by using ac power supply and partial recovery of energy by slowly decreasing supply. In this paper ECRL (efficient charge recovery logic) has been proposed to achieve low power and area-efficient based on DCVS logic style. With, ECRL logic number of transistors utilization is reduced by using of single DCVS network with that energy consumption is also less.
The rest of this paper is organized as follows. Section II describes the previous work. Section III describes about ECRL inverter with reduced number of transistors using proposed logic. Section IV shows the general implementation of NxN Vedic multiplier based on the Urdhava -Tiryakbhyam sutra or "vertical and crosswise "algorithm and Implementation of EEAL and ECRL adiabatic 8x8 multiplier. Section V describes experimental results and comparison of the number of transistors used and power dissipation of our logic with other logic style described. Finally, conclusions are given in section VI.
II. RELATED WORK
EEAL is a dual rail adiabatic logic, which consists of two DCVS network and a pair of cross-coupled PMOS devices in each stage, as shown in figure 1 (a) . 
IV. IMPLEMENTATION OF NXN VEDIC MULTIPLIER

Urdhva-Tiryak bhyam sutra
The proposed multiplier is based on an algorithm Urdhava Tiryakbham (vertical and crosswise), A general multiplication formula of ancient Vedic mathematics, The parallelism in generation of partial products and their summation is obtained using urdhava tiryakbham sutra.
2x2 Vedic Multiplication algorithms: Multipliers and two N bit adders, a half adder and 2 Bit adder. 
VI. CONCLUSION
A low power area efficient adiabatic structure based on the urdhava triyakbham sutra of Vedic mathematics has been proposed using ECRL logic. It can be concluded that utilization of the number of transistors has been reduced compared to the EEAL logic. Also concluded that power Consumption can be enhanced in the proposed adiabatic logic.
